Test model confusion

[Michael Ries]

When I look at this example, I am a little confused (Fig.1)
The signal comes from the port and goes into the triggered subsystem with the task L20ms (without priority, by the way).
In this triggered subsystem there is only one data type conversion block and after this there is another data type conversion block before the Send CAN Message block.
– Why are there two conversions
– Why is one executed in 20ms and the other in L1ms (is this not the case if it is not specified?)
– Do we need a rate transition block for these different time executions?

1-1

[Michael Ries]

Another confusing thing is the reading of this CAN message (Fig.1)
The interval is L10ms, but the CAN message arrives at this block via interrupt.
– Does the block with these settings update the CAN values every 10ms even though they are received every 1ms?
– Do we also need a rate transition block because 10ms refresh and 20ms processing task?

In general, I do not receive all messages when I use a Read CAN Message Block. There is at least a 10% miss rate between the Read CAN Message Block and the actual messages on the bus.

1-2

[Author]

Posts